Skip to content

A clock recovery circuit using half-rate 4-oversampling PD.

Hyung-Wook Jang, Sung-Sop Lee, Jin-Ku Kang

VenueCISCAS
Year2005
ProceedingsISCAS (3)

Browse the full ISCAS paper archive.