FPGA implementation of FIR filter using M-bit parallel distributed arithmetic.

Shiann Shiun Jeng, Hsing-Chen Lin, Shu-Ming Chang

Browse the full ISCAS paper archive.