A 65nm 100MS/s-400MS/s Multi-Column SAR/SS ADC with Reconfigurable 2-8 Bit Resolution for Optical and In-memory Computing.

Anying Jiang, Ye Lin, Jiayuan Chen, Wenhe Yin, Yize Wang, Mingqian Yang, Li Du, Yuan Du

Browse the full ISCAS paper archive.