Delay analysis and optimal biasing for high speed low power Current Mode Logic circuits.

Vasanth Kakani, Foster F. Dai, Richard C. Jaeger

Browse the full ISCAS paper archive.