A process-variation compensation scheme to operate CMOS digital logic cells in deep sub-threshold region at 80mV.

Robert Kappel, Mario Auer, Wolfgang Pribyl, Gnter Hofer, Gerald Holweg

Browse the full ISCAS paper archive.