Replica bias scheme for efficient power utilization in high-frequency CMOS digital circuits.

Saravanan Kathiah, Sankaran Aniruddhan

Browse the full ISCAS paper archive.