A 12-bit, 2.5-bit/cycle, 1 MS/s two-stage cyclic ADC, for high-speed CMOS Image sensors.

Amandeep Kaur, Deepak Mishra, Mukul Sarkar

Browse the full ISCAS paper archive.