An asynchronous ADC with reconfigurable analog pre-processing.

Brandon M. Kelly, David W. Graham Lane

Browse the full ISCAS paper archive.