Skip to content

A 1.2V multi Gb/s/pin memory interface circuits with high linearity and low mismatch.

Tae-Hyoung Kim, Uk-Rae Cho, Hyun-Geun Byun

VenueCISCAS
Year2005
ProceedingsISCAS (2)

Browse the full ISCAS paper archive.