A 10-bit 300MSample/s pipelined ADC using time-interleaved SAR ADC for front-end stages.

Young-Hwa Kim, Jaewon Lee, SeongHwan Cho

Browse the full ISCAS paper archive.