A low power 4.3 GHz phase-locked loop with advanced dual-mode tuning technique including I/Q-signal generation in 0.12m standard CMOS.

Georg Konstanznig, Andreas Springer, Robert Weigel

Browse the full ISCAS paper archive.