AES crypto chip utilizing high-speed parallel pipelined architecture.

Deen Kotturi, Seong-Moo Yoo, John Blizzard

Browse the full ISCAS paper archive.