Asynchronous balanced gates tolerant to interconnect variability.

Konrad J. Kulikowski, Vyas Venkataraman, Zhen Wang, Alexander Taubin, Mark G. Karpovsky

Browse the full ISCAS paper archive.