A design of the new FPGA with data path logic and run time block reconfiguration method.

Jaeyoung Kwak, Sang-Sic Yoon, Hung-Jun Kwon, Kwyro Lee

Browse the full ISCAS paper archive.