A 5-Gb/s 1/8-rate CMOS clock and data recovery circuit.

Jin Kyu Kwon, Tae Kwan Heo, Sang-Bock Cho, Sung Min Park

Browse the full ISCAS paper archive.