A 0.24 to 2.4 GHz phase-locked loop with low supply sensitivity in 0.18-m CMOS.

Chang-Ming Lai, Meng-Hung Shen, Yi-Da Wu, Kai-Hsiang Huang, Po-Chiun Huang

Browse the full ISCAS paper archive.