Architecture of a multi-slot main memory system for 3.2 Gbps operation.

Jaejun Lee, Sungho Lee, Joontae Park, Sangwook Nam

Browse the full ISCAS paper archive.