A very-high-speed low-power low-voltage fully differential CMOS sample-and-hold circuit with low hold pedestal.

Tsung-Sum Lee, Chi-Chang Lu, Shen-Hau Yu, Jian-Ting Zhan

Browse the full ISCAS paper archive.