A pipelined VLSI architecture for a list sphere decoder.

Jin Lee, Sin-Chong Park, Sungchung Park

Browse the full ISCAS paper archive.