A single bit memory per pixel time domain DPS using multi-reset integration scheme.

Sylvain Lomant, Xiajun Wu, Amine Bermak

Browse the full ISCAS paper archive.