A compact low-power VLSI architecture for real-time sleep stage classification.

Peter Zhi Xuan Li, Hossein Kassiri, Roman Genov

Browse the full ISCAS paper archive.