A 2.5GHz ADPLL with PVT-insensitive ΔΣ dithered time-to-digital conversion by utilizing an ADDLL.

Yanfeng Li, Ni Xu, Woogeun Rhee, Zhihua Wang

Browse the full ISCAS paper archive.