Jitter Due to Signal History in Digital Logic Circuits and Its Control Strategies.

Perng-Shyong Lin, Charles A. Zukowski

Browse the full ISCAS paper archive.