A stimulator output stage with capacitor reduction and failure-checking techniques.

Xiao Liu, Andreas Demosthenous, Nick Donaldson

Browse the full ISCAS paper archive.