Skip to content

Pure nodal analysis for efficient on-chip interconnect model order reduction.

Frank Liu, Peter Feldmann

VenueCISCAS
Year2011
ProceedingsISCAS

Browse the full ISCAS paper archive.