Mixed arithmetic architecture: a solution to the iteration bound for resource efficient FPGA and CPLD recursive digital filters.

J. Living, Bashir M. Al-Hashimi

Browse the full ISCAS paper archive.