Automated high level synthesis of hardware building blocks present in ART-based neural networks, from VHDL-AMS descriptions.

J. A. Lpez, Gins Domnech, R. Ruiz, Tom J. Kazmierski

Browse the full ISCAS paper archive.