A DDS-Driven ADPLL Chirp Synthesizer with Ramp-Interpolating Linearization for FMCW Radar Application in 65nm CMOS.

Liheng Lou, Kai Tang, Zhongyuan Fang, Bo Chen, Ting Guo, Zhe Liu, Yuanjin Zheng

Browse the full ISCAS paper archive.