High-speed multiplier block design based on bit-level critical path optimization.

Xin Lou, Ya Jun Yu, Pramod Kumar Meher

Browse the full ISCAS paper archive.