A 0.13m CMOS delay cell for 40 Gb/s FFE equalization.

Travis Lovitt, Calvin Plett, John W. M. Rogers

Browse the full ISCAS paper archive.