A 90nm CMOS digital PLL based on Vernier-Gated-Ring-Oscillator Time-to-Digital Converter.

Ping Lu, Ying Wu, Pietro Andreani

Browse the full ISCAS paper archive.