Power-rail ESD clamp circuit with hybrid-detection enhanced triggering in a 65-nm, 1.2-V CMOS process.

Guangyi Lu, Yuan Wang, Yize Wang, Xing Zhang

Browse the full ISCAS paper archive.