Gate-level netlist reverse engineering for hardware security: Control logic register identification.

Travis Meade, Yier Jin, Mark Tehranipoor, Shaojie Zhang

Browse the full ISCAS paper archive.