Area-delay efficient architecture for MP algorithm using reconfigurable inner-product circuits.

Pramod Kumar Meher, Basant K. Mohanty, Thambipillai Srikanthan

Browse the full ISCAS paper archive.