Skip to content

Design Considerations for a Sub-25μW PLL with Multi-Phase Output and 1-450MHz Tuning Range.

Parikha Mehrotra, Baibhab Chatterjee, Shovan Maity, Shreyas Sen

VenueCISCAS
Year2021
ProceedingsISCAS

Browse the full ISCAS paper archive.