A 1.8-GS/s 6-Bit Two-Step SAR ADC in 65-nm CMOS.

Xiangyu Meng, Weihao Kong, Haifeng Yang, Yecong Li, Xuan Li

Browse the full ISCAS paper archive.