A Closed-Loop Readout Circuit with Voltage Drop Mitigation for Emerging Resistive Technologies.

Andrea Mifsud, Adil Malik, Abdulaziz Alshaya, Peilong Feng, Timothy G. Constandinou

Browse the full ISCAS paper archive.