A memory controller that reduces latency of cached SDRAM.

Seiji Miura, Satoru Akiyama

Browse the full ISCAS paper archive.