A temperature and process compensation circuit for resistive-based in-memory computing arrays.

Dipesh C. Monga, Omar Numan, Martin Andraud, Kari Halonen

Browse the full ISCAS paper archive.