An LSI implementation of a bit-parallel cellular multiplier over GF(2

Cncio Monteiro, Yasuhiro Takahashi, Toshikazu Sekine

Browse the full ISCAS paper archive.