A dual-loop delay locked loop with multi digital delay lines for GHz DRAMs.

Jinyeong Moon, Hye-young Lee

Browse the full ISCAS paper archive.