Skip to content

Reducing power, area, and delay of threshold logic gates considering non-integer weights.

Seyed Nima Mozaffari, Spyros Tragoudas, Themistoklis Haniotakis

VenueCISCAS
Year2017
ProceedingsISCAS

Browse the full ISCAS paper archive.