High speed multistage CMOS clock buffers with pulse width control loop.

Fenghao Mu, Christer Svensson

Browse the full ISCAS paper archive.