The impact of clock gating schemes on the power dissipation of synthesizable register files.

Matthias Mller, Andreas Wortmann, Sven Simon, Michael Kugel, Tim Schoenauer

Browse the full ISCAS paper archive.