A fast chip-scale power estimation method for large and complex LSIs based on hierarchical analysis.

Yuichi Nakamura, Takeshi Yoshimura

Browse the full ISCAS paper archive.