VERIMLA: A Unified Framework for Verilog Generation via Multi-Level Alignment and Formal Equivalence Verification.

Wing W. Y. Ng, Jiale Chen, Jiayi Zhang, Wen Li, Meihua Liu

Browse the full ISCAS paper archive.