Skip to content

Efficient Highly-Parallel Decoder Architecture for Quasi-Cyclic Low-Density Parity-Check Codes.

Daesun Oh, Keshab K. Parhi

VenueCISCAS
Year2007
ProceedingsISCAS

Browse the full ISCAS paper archive.