Local memory and logic arrangement for ultra-low power array processors.

Ari Paasio

Browse the full ISCAS paper archive.