A 10 Gb/s hybrid PLL-based forwarded clock receiver in 65-nm CMOS.

Kwanseo Park, Woo-Rham Bae, Haram Ju, Jinhyung Lee, Gyu-Seob Jeong, Yoonsoo Kim, Deog-Kyoon Jeong

Browse the full ISCAS paper archive.