Skip to content

Analysis of VCO jitter in chip-package co-design.

H. Parthasarathy, Ghanshyam Nayak, Ponnathpur R. Mukund

VenueCISCAS
Year2002
ProceedingsISCAS (3)

Browse the full ISCAS paper archive.